Port Protocols for Deadlock-Freedom of Component Systems
In component-based development, approaches for property verification exist that avoid building the global system behavior of the ultrastar dc hc550 component model.Typically, these approaches rely on the analysis of the local behavior of fixed sized subsystems of components.In our approach, we here want to avoid not only the analysis of the global